Discussion Forum

Interative Forum for discussing any query literally to UGC-NET Computer Science, GATE Computer Science and Computer Sciene and Technology in general.

ugc_net image

UGC-NET Computer Science

Correspondence Courses and Test Series to prepare for UGC-NET computer science and applications

GATE image


MCQs, Lecture Notes, Ebooks for GATE preparation

freestuff image
jobs image

Jobs Newsfeed

Timely information of various Recruitments.


Answer Key and Solved Questions Paper-3 UGC-NET Computer Science November 2017

1.In 8085 microprocessor which of the following flag(s) is (are) affected by an arithmetic operation?
A.AC flag Only
B.CY flag Only
C.Z flag Only
D.AC, CY, Z flags
View/Hide Ans
2.In 8085 microprocessor the address bus is of .................... bits.
View/Hide Ans
3.In the architecture of 8085 microprocessor match the following:
List - I
(a) Processing unit
(b) Instruction unit
(c) Storage and Interface unit
List - II
(i) Interrupt
(ii) General purpose Register
(iii) ALU
(iv) Timing and Control
Code :
(a) (b) (c)
A.(iv) (i) (ii)
B.(iii) (iv) (ii)
C.(ii) (iii) (i)
D.(i) (ii) (iv)
View/Hide Ans
4.Which of the following addressing mode is best suited to access elements of an array of contiguous memory locations?
A.Indexed addressing mode
B.Base Register addressing mode
C.Relative address mode
D.Displacement mode
View/Hide Ans
5.Which of the following is correct statement?
A.In memory - mapped I/O, the CPU can manipulate I/O data residing in interface registers that are not used to manipulate memory words.
B.The isolated I/O method isolates memory and I/O addresses so that memory address range is not affected by interface address assignment.
C.In asynchronous serial transfer of data the two units share a common clock.
D.In synchronous serial transmission of data the two units have different clocks.
View/Hide Ans
6.A micro-instruction format has micro-ops field which is divided into three subfields F1, F2, F3 each having seven distinct micro-operations, condition field CD for four status bits, branch field BR having four options used in conjunction with address field ADF. The address space is of 128 memory locations. The size of micro-instruction is:
A.17 bits
B.20 bits
C.24 bits
D.32 bits
View/Hide Ans
7.Consider the following four schedules due to three transactions (indicated by the subscript) using read and write on a data item X, denoted by r(X) and w(X) respectively. Which one of them is conflict serializable?
S1 : r1(X); r2(X); w1(X); r3(X); w2(X)
S2 : r2(X); r1(X); w2(X); r3(X); w1(X)
S3 : r3(X); r2(X); r1(X); w2(X); w1(X)
S4 : r2(X); w2(X); r3(X); r1(X); w1(X)
View/Hide Ans
8.Suppose a database schedule S involves transactions T1, T2, .............,Tn. Consider the precedence graph of S with vertices representing the transactions and edges representing the conflicts. If S is serializable, which one of the following orderings of the vertices of the precedence graph is guaranteed to yield a serial schedule?
A.Topological order
B.Depth - first order
C.Breadth - first order
D.Ascending order of transaction indices
View/Hide Ans
9.If every non-key attribute is functionally dependent on the primary key, then the relation is in ....................
A.First normal form
B.Second normal form
C.Third normal form
D.Fourth normal form
View/Hide Ans
10.Consider a relation R (A, B, C, D, E, F, G, H), where each attribute is atomic, and following functional dependencies exist.
CH ? G
A ? BC
E ? A
F ? EG
The relation R is .................... 1NF but not in 2NF 2NF but not in 3NF 3NF but not in BCNF BCNF
View/Hide Ans

Author Does Not claim of any answer these answers are as per expert opinion

Pages: 1 2 3 4 5 6